# MC10/100H640 <br> Translator Family I/O SPICE Modeling Kit 

Prepared by: Debbie Beckwith<br>ECL Applications Engineering

# ON Semiconductor ${ }^{\circledR}$ 

http://onsemi.com

## APPLICATION NOTE

This application note provides the SPICE information necessary to accurately model system interconnect situations for designs which utilize the translator circuits of the MC10H600 family. The note includes information on the H600, H601, H602, H603, H604, H605, H606, and H607 translators.

## Objective

With the difficulty in designing highspeed controlled impedance PC boards and the expense of reworking those boards, the ability to model circuit behavior prior to committing to a board layout is essential for high speed logic designers. The purpose of this document is to provide the user with enough information to perform basic SPICE model analysis on the interconnect traces being driven or driving the H600, H601, H602, H603, H604, H605, H606 or H607 translator chips. The packet includes schematics of the input and output structures, as well as ESD protection structures and package models which may affect the waveshape of the input and output waveforms. Internal bias regulators and logic circuitry are not included as they have little impact on the I/O characteristics of the device and add a significant amount of time to the standard simulation analysis. In addition, a SPICE parameter set for the devices referenced in the schematics is provided. The remainder of this document will introduce the various input and output stages for the H60x translators, as well as the other structures which affect the I/O characteristics of these devices.

## Schematic Overview

There are ten basic schematics which can be used to represent all of the I/O for the H60x family of translator chips. A single TTL input structure can be used to represent all of the TTL inputs, with the exception of the H606s "CLKT" input, which should be modeled using the "H606 TTL Input" structure. All of the ECL inputs can be represented by a single ECL input structure, with the exception of the H601s "data" inputs, the H601s ECL "TRI" and "TRIB" inputs and the H602s "ECLST" input, which should be modeled using the "H601 I/O Gate" structure, the "H601 ECL Input" structure, and the "H602 ECL Input"
structure, respectively. Six different output buffers represent all of the output buffers for the H60x series of translators. The rest of the schematics provided represent subcircuit schematics for the above mentioned I/O buffers, ESD protection circuitry and package models. The devices shown in shaded boxes on the I/O buffer schematics are modelled by the subcircuits illustrated on the appropriate subcircuit schematic sheet. This hieracrchical method of schematic representation is used to help simplify and clarify the buffer schematics.
The H600 and H602 utilize the same output buffer. This buffer is represented by the H600 Output schematic of Figure 6. These devices are dual supply devices which means they require $+5 \mathrm{~V},-5.2 \mathrm{~V}$ and ground supplies. The A and AN inputs should be driven differentially with the HIGH level at $\mathrm{V}_{\mathrm{CC}}-0.85 \mathrm{~V}$ and the LOW level equal to $\mathrm{V}_{\mathrm{CC}}$ -1.25 V and the B and BN inputs should be driven differentially with a voltage swing from -2.0 V to -2.4 V . Notice the ESD protection circuitry on the output, this circuitry is represented by the FPS009E schematic of Figure 16.
The H601 is also a dual supply device, however, both the input and output buffers are represented by one structure as shown in the H601 I/O Schematic of Figure 7. The H601 requires a single ended input, IN which should be driven from $\mathrm{V}_{\mathrm{CC}}-0.9$ to $\mathrm{V}_{\mathrm{CC}}-1.75 \mathrm{~V}$. Notice the "ECL in Pad Cell" on the input, this circuitry is represented by the "ECL Input Pad Cell" schematic of Figure 16, and includes the $50 \mathrm{k} \Omega$ input pull down resistor and the ESD protection circuity for the ECL input. The same ESD structure is used on the output buffer section of the H601 I/O Structure as is used on the H600 output buffer. The H601 I/O buffer also requires one bias supply, CBIAS, and differential tritstate buffer inputs, TRI and TRIB. The CBIAS input should be set at 1.1 V , while the TRI and TRIB inputs should be driven by the "H601 ECL Input" structure of Figure 3.

The H603 Output gate is represented by the schematic of Figure 8. The IN and INB inputs should be driven differentially with voltage swings of $\mathrm{V}_{\mathrm{CC}}$ to $\mathrm{V}_{\mathrm{CC}}-0.85 \mathrm{~V}$. The CBIAS input should be forced to 1.1 V and the ENA input should be driven from VCC -0.85 to VCC -10.85 V .

## AN1402/D

The H603 again uses the same ESD protection scheme as the H600.

The H604 and H606 utilize the same output buffer. This buffer is represented by the "H604 Output Schematic" of Figure 11. The IN and INB inputs should be driven differentially with voltage swings from $\mathrm{V}_{\mathrm{CC}}-0.85$ to $\mathrm{V}_{\mathrm{CC}}$ -10.85 V . Note, the ESD protection circuitry is the same as the H600.

Figure 12 represents the schematic for the output buffer utilized by the H605. The IN and INB inputs should be driven differentially from $\mathrm{V}_{\mathrm{CC}}-0.85$ to $\mathrm{V}_{\mathrm{CC}}-10.85 \mathrm{~V}$, while CBIAS is forced to 1.1 V . Again, the same ESD protection scheme is used as on the H600.

The H607 output buffer is represented by the schematic of Figure 13. The IN and INB inputs should be driven differentially from $\mathrm{V}_{\mathrm{CC}}$ to $\mathrm{V}_{\mathrm{CC}}-1.8 \mathrm{~V}$. The ESD protection circuitry is the same.

Two input structures can represent most of the inputs for the H60x family of translators, one for TTL inputs and one for ECL inputs. The exceptions were discussed previously and the various inputs and appropriate input models are summarized in Table 1. For the dual supply devices with ECL inputs, the $\mathrm{V}_{\mathrm{CC}}$ and the $\mathrm{V}_{\mathrm{EE}}$ on the typical ECL input
gates should be tied to ground and -5.2 V respectively. All input pins should have both a package model and ESD protection circuitry connected to them. For TTL inputs, the ESD protection circuitry is represented by the FPS009E schematic of Figure 16. For ECL inputs, the ESD protection circuitry is represented along with a $50 \mathrm{~K} \Omega$ input pull down resistor as part of the "ECL in Pad Cell" represented in Figure 16. The "Package Model" of Figure 16 is self explanatory, the parasitic values provided are worst case numbers. The package capacitance combines with the parasitic transistor capacitance of the input device and the ESD circuitry to comprise the load capacitance of the input. The various input buffer ESD circuits are outlined in Figure 16; notice that the ECL inputs utilize a different structure than the TTL inputs and outputs. The typical ECL input schematic represents a single ended ECL input, the VBB reference should be tied to $\mathrm{V}_{\mathrm{CC}}-1.3 \mathrm{~V}$ and the VCS bias should be tied to $\mathrm{V}_{\mathrm{EE}}+1.3 \mathrm{~V}$. To simulate a differential ECL input, one simply connects the complementary input to the "V $\mathrm{VBB}_{\mathrm{BB}}$ " side of the input gate along with an associated ESD and package model. The differential input does not use the $\mathrm{V}_{\mathrm{BB}}$ switching reference.

Table 1. Device Type Input Cross Reference

| Part Type | ECL Inputs | TTL Inputs | H601 I/O | H606 TTL Inputs | H602 ECL Inputs | H601 ECL Inputs |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| H600 | ECLST | TTLST, D0-D8 | None | None | None | None |
| H601 | None | TTLOE | D0-D8 | None | None | ECLOE |
| H602 | LEN, RESET | D0-D8 | None | None | None | None |
| H603 | All Inputs | None | None | None | None | None |
| H604 | RESET, CLK, CLKN | CLKT, D0-D5 | None | None | None | None |
| H605 | All Inputs | None | None | None | None | None |
| H606 | CLK, CLKN, RESET | None | None | CLKT, D0-D5 | None | None |
| H607 | All Inputs | None | None | None | None | None |

For all of the input and output buffer schematics, the resistors should NOT be simulated as simple SPICE resistors. Because these resistors are realized by a diffusion step in wafer processing, there are parasitic capacitances associated with each. The subcircuit schematic is shown for the resistors in the "Resistor Model" schematic of Figure 16. The value of each subcircuit resistor is one half the value given on the top level schematic and the parasitic capacitance is modelled by a diode back biased to $\mathrm{V}_{\mathrm{CC}}$.

Also, note that the resistor temperature coefficient (TC) values for both the resistor subcircuit and the resistors in the device subcircuits are provided. For modelling at nominal temperatures only, these TCs can be omitted. If, however, modelling will be performed at the temperature extremes, the TC information should be included.

Table 2 is provided to summarize the various internal voltage swings and bias levels required to run the appropriate SPICE simulations.

Table 2. Input and Bias Levels

| Schematic | Input | Level |
| :---: | :---: | :---: |
| ECL Input | $\begin{aligned} & \mathrm{V}_{\mathrm{BB}} \\ & \mathrm{~V}_{\mathrm{CS}} \end{aligned}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}-1.3 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{EE}}+1.3 \mathrm{~V} \end{aligned}$ |
| $\mathrm{H} 600, \mathrm{H} 602$ <br> Output | A/AN B/BN $\mathrm{V}_{\mathrm{CS}}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}-0.85 \mathrm{~V} \text { to } \mathrm{V}_{\mathrm{CC}}-1.25 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}}-2.0 \mathrm{~V} \text { to } \mathrm{V}_{\mathrm{CC}}-2.4 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{EE}}+1.3 \mathrm{~V} \end{aligned}$ |
| H601 I/O | IN <br> CBIAS <br> TRI/TRIB <br> $\mathrm{V}_{\mathrm{CS}}$ <br> $V_{B B}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}-0.85 \mathrm{~V} \text { to } \mathrm{V}_{\mathrm{CC}}-1.85 \mathrm{~V} \\ & 1.1 \mathrm{~V} \\ & -2.1 \mathrm{~V} \text { to }-2.5 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{EE}}+1.3 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}}-1.3 \mathrm{~V} \end{aligned}$ |
| H603 Output | IN/INB <br> ENA <br> $V_{\text {Cs }}$ <br> $V_{B B P}$ <br> CBIAS | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}} \text { to } \mathrm{V}_{\mathrm{CC}}-0.85 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}}-0.85 \mathrm{~V} \text { to } \mathrm{V}_{\mathrm{CC}}-1.85 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{EE}}+1.3 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}}-2.1 \mathrm{~V} \\ & 1.1 \mathrm{~V} \end{aligned}$ |
| H605 Output | IN/INB CBIAS $V_{\text {CS }}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}-0.85 \mathrm{~V} \text { to } \mathrm{V}_{\mathrm{CC}}-1.29 \mathrm{~V} \\ & 1.1 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{EE}}+1.3 \mathrm{~V} \end{aligned}$ |
| H604, H606 Output | $\mathrm{V}_{\text {cS }}$ | $\mathrm{V}_{\mathrm{EE}}+1.3 \mathrm{~V}$ |
| H607 Output | IN/INB | $\mathrm{V}_{\mathrm{CC}}$ to $\mathrm{V}_{\mathrm{CC}}-0.85 \mathrm{~V}$ |

## Handling Power Supplies

It is important to properly apply the power supply voltages to accurately model these circuits. This section will explain the power supply terminology used on the I/O buffer schematics and how to properly apply these supplies with the appropriate package model.

Table 3 lists the voltage supplies referenced on the I/O schematics along with a description of each. The key to proper simulating these power supplies is in the application of the package model. Because the output buffers, to a varying degree, share $\mathrm{V}_{\mathrm{CC}}$ and ground pins, adjustments need to be made to get a more accurate model if all of the outputs are not simulated at the same time. If for example a single output is to be simulated, the package model for the TVCCI and TGNDI supplies should be scaled based on the number of outputs which normally share the supplies. If the simulated output normally shares its supplies with two other outputs, the package inductance would be tripled to simulate the same inductive glitch seen on the power pin in an actual application. The capacitive value for the package model is not as critical and thus can be left alone. This method will allow users to more accurately model an output behavior without resorting to more complicated and lengthy simulations. The internal power and ground pins are all powered through a single pin and are basically static; as a result, no adjustments are needed for the package models on
these supplies. Table 4 outlines the internal power distribution for the H60x translators. This information can be used to determine the scaling factors for the package inductance for the output buffers. To use the table, simply identify the output in question and divide the number of outputs in the group by the number of power pins for that group; this will give the multiplication factor for the inductance.

Table 3. Power Pin Descriptions

| Power | Description |
| :--- | :--- |
| $\mathrm{EV}_{\mathrm{CC}}$ | EV <br> inpc <br> input gate $(+5 \mathrm{~V}$ for the H 607 and ground <br> for $\mathrm{H} 600-\mathrm{H} 606)$ |
| $\mathrm{V}_{\mathrm{EE}}$ | $\mathrm{V}_{\mathrm{EE}}$ is the most negative supply for an ECL <br> gate. For the H607, it is equal to ground, for the <br> $\mathrm{H} 600-\mathrm{H} 606$ it is equal to -5.2 V |
| $\mathrm{TV}_{\mathrm{CCI}}$ | Internal $\mathrm{V}_{\mathrm{CC}}$ for TTL circuitry |
| GNDI | Internal ground for TTL circuitry |

Table 4. Power Pin versus Outputs

| Part Type | Number of <br> Outputs | Number <br> TVCC | Number <br> TGND |
| :--- | :---: | :---: | :---: |
| H600 | 9 | 3 | N/A |
| H601 | 9 | 2 | 3 |
| H602 | 9 | 3 | N/A |
| H603 | 9 | 2 | 3 |
| H604 | 12 | 3 | N/A |
| H605 | 6 | 2 | 2 |
| H606 | 3 | 3 | N/A |
| H607 | 6 | 2 | 2 |

## Summary

The information included in this kit should provide the user with all of the information necessary to do SPICE level system interconnect modelling. The schematic information provided in this document is available in netlist form through EMAIL or an IBM or Macintosh disk. However, with today's advanced design tools, it will probably be a simpler task to enter the schematics in a good schematic capture package than it will be to manipulate the generic netlists. If, however, the netlists are desired or questions arise about the contents of this document, the user can contact an ECL applications engineer for assistance.

AN1402/D


Figure 1. Typical ECL Input Gate


Figure 2. Typical TTL Input Gate

AN1402/D


Figure 3. H601 ECL Input Gate


Figure 4. H602 ECL Input Gate

AN1402/D


Figure 5. H606 TTL Input Gate


Figure 6. H600, H602 Output Gate

AN1402/D


Figure 7. H601 I/O Gate


Figure 8. H603 Output Gate

## AN1402/D



Figure 9. H601 Output Subcircuits



QPN139


FPN025


FPN025X

Figure 10. H603 Output Subcircuits

AN1402/D


Figure 11. H604, H606 Output Gate


Figure 12. H605 Output Gate

AN1402/D


Figure 13. H607 Output Gate

## AN1402/D



Figure 14. H607 Output Subcircuits

## AN1402/D



FPN025


FPN108

Figure 15. H607 Output Subcircuits

## AN1402/D



Figure 16. Miscellaneous Subcircuits

## SPICE Parameter List

```
TTL Subcircuit Models
.MODEL GRS001 D
+
+
.MODEL DSUBS001 D
+
+
*
.MODEL DSUB1N05 D
.MODEL DSUB2N05 D
.MODEL PNN05A NPN
+
+
+
+
+
+
+
.MODEL PNN05B NPN
+
+
+
+
+
+
+
.MODEL WN05 D
+
+
.MODEL DSUBS114 D
+
+
.MODEL QPS114 D
+
+
.MODEL DSUB025X D
.MODEL PN025X NPN
+
+
+
+
+
+
+
.MODEL FP025X D
+
+
.MODEL DSUB025 D
.MODEL PN025 NPN
+
+
+
+
+
+
```

```
(IS=4.27E-14 RS=53 N=1.044 TT=10PS
```

(IS=4.27E-14 RS=53 N=1.044 TT=10PS
$\mathrm{CJO}=54 \mathrm{FF} \mathrm{VJ}=.4 \mathrm{M}=.33$
$\mathrm{CJO}=54 \mathrm{FF} \mathrm{VJ}=.4 \mathrm{M}=.33$
$\mathrm{EG}=.69 \mathrm{XTI}=3 \mathrm{FC}=.5 \mathrm{BV}=30$ )
$\mathrm{EG}=.69 \mathrm{XTI}=3 \mathrm{FC}=.5 \mathrm{BV}=30$ )
(IS $=1 \mathrm{E}-16 \mathrm{RS}=0 \mathrm{~N}=1 \mathrm{TT}=500 \mathrm{PS}$
(IS $=1 \mathrm{E}-16 \mathrm{RS}=0 \mathrm{~N}=1 \mathrm{TT}=500 \mathrm{PS}$
$\mathrm{CJO}=87 \mathrm{FF} \mathrm{VJ}=.51 \mathrm{M}=.24$
$\mathrm{CJO}=87 \mathrm{FF} \mathrm{VJ}=.51 \mathrm{M}=.24$
$\mathrm{EG}=1.115 \mathrm{XTI}=3 \mathrm{FC}=.5 \mathrm{BV}=35$ )
$\mathrm{EG}=1.115 \mathrm{XTI}=3 \mathrm{FC}=.5 \mathrm{BV}=35$ )
(CJO=203FF VJ=.51 M=.24)
(CJO=203FF VJ=.51 M=.24)
(CJO=388FF VJ=.51 M=.24)
(CJO=388FF VJ=.51 M=.24)
(IS $=1.662 \mathrm{E}-17 \mathrm{BF}=70 \mathrm{NF}=1.008 \mathrm{VAF}=30 \mathrm{IKF}=10 \mathrm{~A}$
(IS $=1.662 \mathrm{E}-17 \mathrm{BF}=70 \mathrm{NF}=1.008 \mathrm{VAF}=30 \mathrm{IKF}=10 \mathrm{~A}$
$\mathrm{ISE}=0 \mathrm{NE}=1 \mathrm{BR}=5 \mathrm{NR}=1 \mathrm{XCJC}=.1 \mathrm{VAR}=100$
$\mathrm{ISE}=0 \mathrm{NE}=1 \mathrm{BR}=5 \mathrm{NR}=1 \mathrm{XCJC}=.1 \mathrm{VAR}=100$
$\mathrm{IKR}=.7125 \mathrm{MA} \quad \mathrm{ISC}=1.803 \mathrm{E}-16 \mathrm{NC}=1 \mathrm{RB}=656.7 \mathrm{RBM}=218$
$\mathrm{IKR}=.7125 \mathrm{MA} \quad \mathrm{ISC}=1.803 \mathrm{E}-16 \mathrm{NC}=1 \mathrm{RB}=656.7 \mathrm{RBM}=218$
$\mathrm{RE}=0 \mathrm{RC}=91.62$
$\mathrm{RE}=0 \mathrm{RC}=91.62$
$\mathrm{CJE}=86.47 \mathrm{FF} \mathrm{VJE}=.9 \mathrm{MJE}=.4$
$\mathrm{CJE}=86.47 \mathrm{FF} \mathrm{VJE}=.9 \mathrm{MJE}=.4$
$\mathrm{CJC}=58.32 \mathrm{FF} \mathrm{VJC}=.53 \mathrm{MJC}=.37$
$\mathrm{CJC}=58.32 \mathrm{FF} \mathrm{VJC}=.53 \mathrm{MJC}=.37$
$\mathrm{TF}=40 \mathrm{P}$ XTF $=0 \mathrm{VTF}=100 \mathrm{ITF}=3.89 \mathrm{MA} \mathrm{PTF}=0$
$\mathrm{TF}=40 \mathrm{P}$ XTF $=0 \mathrm{VTF}=100 \mathrm{ITF}=3.89 \mathrm{MA} \mathrm{PTF}=0$
$\mathrm{TR}=200 \mathrm{P}$ XTB=1.51 EG=1.115 XTI=5 FC=0.5 )
$\mathrm{TR}=200 \mathrm{P}$ XTB=1.51 EG=1.115 XTI=5 FC=0.5 )
( $\mathrm{IS}=1.583 \mathrm{E}-16 \mathrm{BF}=70 \mathrm{NF}=1.008 \mathrm{VAF}=30 \mathrm{IKF}=10 \mathrm{~A}$
( $\mathrm{IS}=1.583 \mathrm{E}-16 \mathrm{BF}=70 \mathrm{NF}=1.008 \mathrm{VAF}=30 \mathrm{IKF}=10 \mathrm{~A}$
$\mathrm{ISE}=0 \mathrm{NE}=1 \mathrm{BR}=5 \mathrm{NR}=1 \mathrm{XCJC}=.1 \mathrm{VAR}=100$
$\mathrm{ISE}=0 \mathrm{NE}=1 \mathrm{BR}=5 \mathrm{NR}=1 \mathrm{XCJC}=.1 \mathrm{VAR}=100$
$\mathrm{IKR}=6.78 \mathrm{MA} \quad \mathrm{ISC}=1.717 \mathrm{E}-15 \mathrm{NC}=1 \mathrm{RB}=77.29 \mathrm{RBM}=31.25$
$\mathrm{IKR}=6.78 \mathrm{MA} \quad \mathrm{ISC}=1.717 \mathrm{E}-15 \mathrm{NC}=1 \mathrm{RB}=77.29 \mathrm{RBM}=31.25$
$\mathrm{RE}=0 \mathrm{RC}=9.61$
$\mathrm{RE}=0 \mathrm{RC}=9.61$
$\mathrm{CJE}=751.6 \mathrm{FF} \mathrm{VJE}=.9 \mathrm{MJE}=.4$
$\mathrm{CJE}=751.6 \mathrm{FF} \mathrm{VJE}=.9 \mathrm{MJE}=.4$
$\mathrm{CJC}=445.2 \mathrm{FF} \mathrm{VJC}=.53 \mathrm{MJC}=.37$
$\mathrm{CJC}=445.2 \mathrm{FF} \mathrm{VJC}=.53 \mathrm{MJC}=.37$
$\mathrm{TF}=40 \mathrm{P}$ XTF $=0 \mathrm{VTF}=100 \mathrm{ITF}=37.1 \mathrm{MA} \mathrm{PTF}=0$
$\mathrm{TF}=40 \mathrm{P}$ XTF $=0 \mathrm{VTF}=100 \mathrm{ITF}=37.1 \mathrm{MA} \mathrm{PTF}=0$
$\mathrm{TR}=200 \mathrm{P}$ XTB=1.51 EG=1.115 XTI=5 FC=0.5 )
$\mathrm{TR}=200 \mathrm{P}$ XTB=1.51 EG=1.115 XTI=5 FC=0.5 )
(IS=1.0578E-12 RS=37.6 N=1.044 TT=10PS
(IS=1.0578E-12 RS=37.6 N=1.044 TT=10PS
$\mathrm{CJO}=141.75 \mathrm{FF} \mathrm{VJ}=.4 \mathrm{M}=.33$
$\mathrm{CJO}=141.75 \mathrm{FF} \mathrm{VJ}=.4 \mathrm{M}=.33$
$\mathrm{EG}=.69 \mathrm{XTI}=3 \mathrm{FC}=.5 \mathrm{BV}=30$ )
$\mathrm{EG}=.69 \mathrm{XTI}=3 \mathrm{FC}=.5 \mathrm{BV}=30$ )
(IS=1E-16 RS=0 N=1 TT=500PS
(IS=1E-16 RS=0 N=1 TT=500PS
$\mathrm{CJO}=2.75 \mathrm{PF} \mathrm{VJ}=.51 \mathrm{M}=.24$
$\mathrm{CJO}=2.75 \mathrm{PF} \mathrm{VJ}=.51 \mathrm{M}=.24$
$\mathrm{EG}=1.115 \mathrm{XTI}=3 \mathrm{FC}=.5 \mathrm{BV}=35$ )
$\mathrm{EG}=1.115 \mathrm{XTI}=3 \mathrm{FC}=.5 \mathrm{BV}=35$ )
( $\mathrm{IS}=2.52 \mathrm{E}-12 \mathrm{RS}=1.35 \mathrm{~N}=1.044 \mathrm{TT}=10 \mathrm{PS}$
( $\mathrm{IS}=2.52 \mathrm{E}-12 \mathrm{RS}=1.35 \mathrm{~N}=1.044 \mathrm{TT}=10 \mathrm{PS}$
$\mathrm{CJO}=2.1 \mathrm{PF} \mathrm{VJ}=.4 \mathrm{M}=.33$
$\mathrm{CJO}=2.1 \mathrm{PF} \mathrm{VJ}=.4 \mathrm{M}=.33$
$\mathrm{EG}=.69 \mathrm{XTI}=3 \mathrm{FC}=.5 \mathrm{BV}=30$ )
$\mathrm{EG}=.69 \mathrm{XTI}=3 \mathrm{FC}=.5 \mathrm{BV}=30$ )
(CJO $=284 \mathrm{FF} \mathrm{VJ}=.51 \mathrm{M}=.24$ )
(CJO $=284 \mathrm{FF} \mathrm{VJ}=.51 \mathrm{M}=.24$ )
( $\mathrm{IS}=4.32 \mathrm{E}-17 \mathrm{BF}=113 \mathrm{NF}=1.008 \mathrm{VAF}=30 \mathrm{IKF}=10 \mathrm{~A}$
( $\mathrm{IS}=4.32 \mathrm{E}-17 \mathrm{BF}=113 \mathrm{NF}=1.008 \mathrm{VAF}=30 \mathrm{IKF}=10 \mathrm{~A}$
$\mathrm{ISE}=0 \mathrm{NE}=1 \mathrm{BR}=5 \mathrm{NR}=1 \mathrm{XCJC}=.1 \mathrm{VAR}=100$
$\mathrm{ISE}=0 \mathrm{NE}=1 \mathrm{BR}=5 \mathrm{NR}=1 \mathrm{XCJC}=.1 \mathrm{VAR}=100$
$\mathrm{IKR}=10.85 \mathrm{MA}$ ISC=4.68E-16 NC=1 RB=175 RBM=65
$\mathrm{IKR}=10.85 \mathrm{MA}$ ISC=4.68E-16 NC=1 RB=175 RBM=65
RE=0 RC=35.2
RE=0 RC=35.2
$\mathrm{CJE}=193 \mathrm{FF}$ VJE= $.9 \mathrm{MJE}=.4$
$\mathrm{CJE}=193 \mathrm{FF}$ VJE= $.9 \mathrm{MJE}=.4$
$\mathrm{CJC}=158 \mathrm{FF}$ VJC=. $53 \mathrm{MJC}=.37$
$\mathrm{CJC}=158 \mathrm{FF}$ VJC=. $53 \mathrm{MJC}=.37$
$\mathrm{TF}=40 \mathrm{P}$ XTF $=0 \mathrm{VTF}=100 \mathrm{ITF}=5.7 \mathrm{MA} \mathrm{PTF}=0$
$\mathrm{TF}=40 \mathrm{P}$ XTF $=0 \mathrm{VTF}=100 \mathrm{ITF}=5.7 \mathrm{MA} \mathrm{PTF}=0$
$\mathrm{TR}=200 \mathrm{P}$ XTB=1.51 EG=1.115 XTI=5 FC=0.5 )
$\mathrm{TR}=200 \mathrm{P}$ XTB=1.51 EG=1.115 XTI=5 FC=0.5 )
( $\mathrm{IS}=1.08 \mathrm{E}-13 \mathrm{RS}=48.3 \mathrm{~N}=1.044 \mathrm{TT}=10 \mathrm{PS}$
( $\mathrm{IS}=1.08 \mathrm{E}-13 \mathrm{RS}=48.3 \mathrm{~N}=1.044 \mathrm{TT}=10 \mathrm{PS}$
$\mathrm{CJO}=90 \mathrm{FF} \mathrm{VJ}=.4 \mathrm{M}=.33$
$\mathrm{CJO}=90 \mathrm{FF} \mathrm{VJ}=.4 \mathrm{M}=.33$
$\mathrm{EG}=.69 \mathrm{XTI}=3 \mathrm{FC}=.5 \mathrm{BV}=30$ )
$\mathrm{EG}=.69 \mathrm{XTI}=3 \mathrm{FC}=.5 \mathrm{BV}=30$ )
(CJO=284FF VJ=.51 M=.24)
(CJO=284FF VJ=.51 M=.24)
( $\mathrm{IS}=2.45 \mathrm{E}-17 \mathrm{BF}=113 \mathrm{NF}=1.008 \mathrm{VAF}=30 \mathrm{IKF}=10 \mathrm{~A}$
( $\mathrm{IS}=2.45 \mathrm{E}-17 \mathrm{BF}=113 \mathrm{NF}=1.008 \mathrm{VAF}=30 \mathrm{IKF}=10 \mathrm{~A}$
$\mathrm{ISE}=0 \mathrm{NE}=1 \mathrm{BR}=5 \mathrm{NR}=1 \mathrm{XCJC}=.1 \mathrm{VAR}=100$
$\mathrm{ISE}=0 \mathrm{NE}=1 \mathrm{BR}=5 \mathrm{NR}=1 \mathrm{XCJC}=.1 \mathrm{VAR}=100$
IKR=1MA ISC=2.66E-16 NC=1 RB=193 RBM=89
IKR=1MA ISC=2.66E-16 NC=1 RB=193 RBM=89
$\mathrm{RE}=0 \mathrm{RC}=62$
$\mathrm{RE}=0 \mathrm{RC}=62$
$\mathrm{CJE}=123 \mathrm{FF} \mathrm{VJE}=.9 \mathrm{MJE}=.4$
$\mathrm{CJE}=123 \mathrm{FF} \mathrm{VJE}=.9 \mathrm{MJE}=.4$
$\mathrm{CJC}=108 \mathrm{FF} \mathrm{VJC}=.53 \mathrm{MJC}=.37$
$\mathrm{CJC}=108 \mathrm{FF} \mathrm{VJC}=.53 \mathrm{MJC}=.37$
$\mathrm{TF}=40 \mathrm{P} X T F=0 \mathrm{VTF}=100 \mathrm{ITF}=5.7 \mathrm{MA} \mathrm{PTF}=0$

```
\(\mathrm{TF}=40 \mathrm{P} X T F=0 \mathrm{VTF}=100 \mathrm{ITF}=5.7 \mathrm{MA} \mathrm{PTF}=0\)
```

| + | $\mathrm{TR}=200 \mathrm{P}$ XTB=1.51 EG=1.115 XTI=5 FC=0.5 ) |
| :---: | :---: |
| .MODEL FP025 D | (IS=1.4E-13 RS=52 N=1.044 TT=10PS |
| + | $\mathrm{CJO}=117 \mathrm{FF} \mathrm{VJ}=.4 \mathrm{M}=.33$ |
| + | $\mathrm{EG}=.69 \mathrm{XTI}=3 \mathrm{FC}=.5 \mathrm{BV}=30)$ |
| .MODEL DSUB139 D | ( $\mathrm{CJO}=2.12 \mathrm{PF} \mathrm{VJ}=.51 \mathrm{M}=.24$ ) |
| .MODEL PN139 NPN | ( $\mathrm{IS}=1.03 \mathrm{E}-16 \mathrm{BF}=113 \mathrm{NF}=1.008 \mathrm{VAF}=30 \mathrm{IKF}=10 \mathrm{~A}$ |
| + | $\mathrm{ISE}=0 \mathrm{NE}=1 \mathrm{BR}=5 \mathrm{NR}=1 \mathrm{XCJC}=.1 \mathrm{VAR}=100$ |
| + | $\mathrm{IKR}=4.4 \mathrm{MA} \quad \mathrm{ISC}=1.22 \mathrm{E}-16 \mathrm{NC}=1 \mathrm{RB}=117 \mathrm{RBM}=47$ |
| + | $\mathrm{RE}=0 \mathrm{RC}=8.41$ |
| + | $\mathrm{CJE}=493 \mathrm{FF}$ VJE=. $9 \mathrm{MJE}=.4$ |
| + | $\mathrm{CJC}=244 \mathrm{FF}$ VJC= $.53 \mathrm{MJC}=.37$ |
| + | $\mathrm{TF}=40 \mathrm{P}$ XTF $=0 \mathrm{VTF}=100 \mathrm{ITF}=96.7 \mathrm{MA} \mathrm{PTF}=0$ |
| + | $\mathrm{TR}=200 \mathrm{P}$ XTB=1.51 $\mathrm{EG}=1.115 \mathrm{XTI}=5 \mathrm{FC}=0.5$ ) |
| .MODEL GR139 D | (IS=7E-14 RS=10 N=1.044 TT=10PS |
| + | $\mathrm{CJO}=88 \mathrm{FF} \mathrm{VJ}=.4 \mathrm{M}=.33$ |
| + | $\mathrm{EG}=.69 \mathrm{XTI}=3 \mathrm{FC}=.5 \mathrm{BV}=30$ ) |
| .MODEL GRS003 D | (IS=4.27E-14 RS=53 N=1.044 TT=10PS |
| + | $\mathrm{CJO}=54 \mathrm{FF} \mathrm{VJ}=.4 \mathrm{M}=.33$ |
| + | $\mathrm{EG}=.69 \mathrm{XTI}=3 \mathrm{FC}=.5 \mathrm{BV}=30$ ) |
| .MODEL DSUBS003 D | (IS=1E-16 RS=0 N=1 TT=500PS |
| + | $\mathrm{CJO}=127 \mathrm{FF} \mathrm{VJ}=.51 \mathrm{M}=.24$ |
| + | $\mathrm{EG}=1.115 \mathrm{XTI}=3 \mathrm{FC}=.5 \mathrm{BV}=35)$ |
| .MODEL DSUB009E D | ( $\mathrm{CJO}=106 \mathrm{FF} \mathrm{VJ}=.51 \mathrm{M}=.24$ ) |
| .MODEL PN009E NPN | (IS=3.92E-16 BF=113 NF=1.008 VAF=30 IKF=10A |
| + | $\mathrm{ISE}=0 \mathrm{NE}=1 \mathrm{BR}=5 \mathrm{NR}=1 \mathrm{XCJC}=.1 \mathrm{VAR}=100$ |
| + | $\mathrm{IKR}=.3 \mathrm{MA} \mathrm{ISC}=4.25 \mathrm{E}-15 \mathrm{NC}=1 \mathrm{RB}=185 \mathrm{RBM}=39$ |
| + | RE=0 RC=3.9 |
| + | $\mathrm{CJE}=1.37 \mathrm{PF}$ VJE=.9 MJE=. 4 |
| + | $\mathrm{CJC}=609 \mathrm{FF} \mathrm{VJC}=.53 \mathrm{MJC}=.37$ |
| + | $\mathrm{TF}=40 \mathrm{P}$ XTF $=0 \mathrm{VTF}=100 \mathrm{ITF}=1.64 \mathrm{MA} \mathrm{PTF}=0$ |
| + | $\mathrm{TR}=200 \mathrm{P}$ XTB=1.51 EG=1.115 XTI=5 FC=0.5 ) |
| .MODEL GR009E D | (IS=5.4E-13 RS=9.57 N=1.044 TT=10PS |
| + | $\mathrm{CJO}=683 \mathrm{FF} \mathrm{VJ}=.4 \mathrm{M}=.33$ |
| + | $\mathrm{EG}=.69 \mathrm{XTI}=3 \mathrm{FC}=.5 \mathrm{BV}=30$ ) |
| .MODEL DSUB108 D | ( $\mathrm{CJO}=163 \mathrm{FF} \mathrm{VJ}=.51 \mathrm{M}=.24$ ) |
| .MODEL PN108 NPN | ( $\mathrm{IS}=1.75 \mathrm{E}-17 \mathrm{BF}=113 \mathrm{NF}=1.008 \mathrm{VAF}=30 \mathrm{IKF}=10 \mathrm{~A}$ |
| + | $\mathrm{ISE}=0 \mathrm{NE}=1 \mathrm{BR}=5 \mathrm{NR}=1 \mathrm{XCJC}=.1 \mathrm{VAR}=100$ |
| + | $\mathrm{IKR}=.75 \mathrm{MA} \mathrm{ISC}=1.9 \mathrm{E}-16 \mathrm{NC}=1 \mathrm{RB}=638.8 \mathrm{RBM}=222$ |
| + | $\mathrm{RE}=0 \mathrm{RC}=87$ |
| + | CJE=90.6FF VJE=. $9 \mathrm{MJE}=.4$ |
| + | $\mathrm{CJC}=50.3 \mathrm{FF}$ VJC=. $53 \mathrm{MJC}=.37$ |
| + | $\mathrm{TF}=40 \mathrm{P}$ XTF=0 VTF=100 $\mathrm{ITF}=4.1 \mathrm{MA} \mathrm{PTF}=0$ |
| + | $\mathrm{TR}=200 \mathrm{p}$ XTB=1.51 EG=1.115 XTI=5 FC=0.5 ) |
| .MODEL W108 D | (IS=5.1E-13 RS=58.8 N=1.044 TT=10PS |
| + | $\mathrm{CJO}=68.3 \mathrm{FF} \mathrm{VJ}=.4 \mathrm{M}=.33$ |
| + | $\mathrm{EG}=.69 \mathrm{XTI}=3 \mathrm{FC}=.5 \mathrm{BV}=30$ ) |

## AN1402/D

## ECL Transistor Models

## .MODEL T05I1 NPN

$+$
$+$
$+$
$+$
$+$
$+$
$+$
.MODEL TPNP2 PNP
$+$
$+$
.MODEL T08I1 NPN
$+$
$+$
$+$
$+$
$+$
$+$
$+$
.MODEL T12B1 NPN

## $+$

$+$
$+$
$+$
$+$
$+$
$+$
.MODEL T5406 NPN
$+$
$+$

$$
\begin{aligned}
& \mathrm{IS}=21.18 \mathrm{E}-18 \mathrm{BF}=112 \mathrm{BR}=5.108 \mathrm{RE}=1.533 \mathrm{IKF}=.0213 \mathrm{VAF}=41.8 \\
& \mathrm{ISE}=250 \mathrm{E}-18 \mathrm{RB}=52.7 \mathrm{RBM}=0 \mathrm{IRB}=0 \mathrm{IKR}=53 \mathrm{E}-5 \mathrm{VAR}=3.766 \\
& \mathrm{ISC}=95.62 \mathrm{E}-18 \mathrm{EG}=1.11 \mathrm{RC}=26.33 \mathrm{NC}=1.141 \mathrm{NR}=.997 \\
& \mathrm{CJE}=67.7 \mathrm{E}-15 \mathrm{VJE}=1.037 \mathrm{MJE}=.5718 \mathrm{NF}=1.000 \mathrm{XTI}=4.7 \\
& \mathrm{CJC}=99.5 \mathrm{E}-15 \mathrm{VJC}=.603 \mathrm{MJC}=.266 \mathrm{NE}=2.000 \mathrm{XTB}=1.15 \\
& \mathrm{CJS}=152 \mathrm{E}-15 \mathrm{VJS}=.5052 \mathrm{MJS}=.3465 \mathrm{TR}=9.92 \mathrm{E}-9 \mathrm{PTF}=20 \\
& \mathrm{TF}=35 \mathrm{E}-12 \quad \mathrm{XTF}=2.25 \mathrm{VTF}=1.67 \mathrm{ITF}=.00808 \mathrm{XCJC}=.069 \mathrm{FC}=.8 \\
& \\
& \mathrm{IS}=7.69 \mathrm{E}-17 \mathrm{BF}=5 \mathrm{BR}=1 \mathrm{RB}=164 \mathrm{RC}=56 \mathrm{CJE}=.086 \mathrm{E}-12 \\
& \mathrm{CJC}=1.4 \mathrm{E}-12 \\
& \mathrm{IS}=33.33 \mathrm{E}-18 \mathrm{BF}=114.5 \mathrm{BR}=2.029 \mathrm{RE}=1.333 \mathrm{IKF}=.0336 \mathrm{VAF}=42.7 \\
& \mathrm{ISE}=1.0 \mathrm{E}-15 \mathrm{RB}=56.6 \mathrm{RBM}=0 \mathrm{IRB}=0 \quad \mathrm{IKR}=.115 \mathrm{VAR}=3.665 \\
& \mathrm{ISC}=184.7 \mathrm{E}-18 \mathrm{EG}=1.11 \mathrm{RC}=22.86 \mathrm{NC}=1.085 \mathrm{NR}=.995 \\
& \mathrm{CJE}=99.3 \mathrm{E}-15 \mathrm{VJE}=1.037 \mathrm{MJE}=.5718 \mathrm{NF}=1.000 \mathrm{XTI}=4.7 \\
& \mathrm{CJC}=124.4 \mathrm{E}-15 \mathrm{VJC}=.603 \mathrm{MJC}=.266 \mathrm{NE}=2.000 \mathrm{XTB}=1.15 \\
& \mathrm{CJS}=170.4 \mathrm{E}-15 \mathrm{VJS}=.5052 \mathrm{MJS}=.3465 \mathrm{TR}=9.92 \mathrm{E}-9 \mathrm{PTF}=40 \\
& \mathrm{TF}=35 \mathrm{E}-12 \quad \mathrm{XTF}=2.25 \mathrm{VTF}=1.67 \mathrm{ITF}=.00808 \mathrm{XCJC}=.089 \mathrm{FC}=.8 \\
& \mathrm{IS}=5.7 \mathrm{E}-17 \mathrm{BF}=113 \mathrm{BR}=1.116 \mathrm{RE}=1.25 \mathrm{IKF}=.0828 \mathrm{VAF}=4 \\
& \mathrm{ISE}=2.4 \mathrm{E}-15 \mathrm{RB}=170 \mathrm{RBM}=170 \mathrm{IRB}=1.7 \mathrm{E}-3 \mathrm{IKR}=.27 \mathrm{VAR}=3.6 \\
& \mathrm{ISC}=1.01 \mathrm{E}-16 \mathrm{EG}=1.11 \mathrm{RC}=13.3 \mathrm{NC}=1.028 \mathrm{NR}=1.019 \mathrm{XTI}=3 \\
& \mathrm{CJE}=15 \mathrm{E}-15 \mathrm{VJE}=.658 \mathrm{MJE}=.273 \mathrm{NF}=1.000 \\
& \mathrm{CJC}=27 \mathrm{e}-15 \mathrm{VJC}=.603 \mathrm{MJC}=.369 \mathrm{NE}=2.000 \\
& \mathrm{CJS}=101 \mathrm{E}-15 \mathrm{VJS}=.429 \mathrm{MJS}=.259 \mathrm{TR}=5 \mathrm{E}-9 \\
& \mathrm{TF}=39 \mathrm{E}-12 \mathrm{XTF}=3 \mathrm{VTF}=1.4 \mathrm{ITF}=.008 \mathrm{XCJC}=.620 \mathrm{FC}=.005 \\
& \mathrm{IS}=3.3 \mathrm{E}-16 \mathrm{BF}=113 \mathrm{RB}=86.6 \mathrm{BR}=5 \\
& \mathrm{RC}=23.6 \mathrm{RE}=.833 \mathrm{CJE}=.495 \mathrm{E}-12 \mathrm{CJC}=.722 \mathrm{E}-12 \mathrm{CJS}=.576 \mathrm{E}-12
\end{aligned}
$$

[^0]
## PUBLICATION ORDERING INFORMATION

## LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 61312, Phoenix, Arizona 85082-1312 USA

Phone: 480-829-7710 or 800-344-3860 Toll Free USA/Canada Fax: 480-829-7709 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com
N. American Technical Support: 800-282-9855 Toll Free USA/Canada

Japan: ON Semiconductor, Japan Customer Focus Center 2-9-1 Kamimeguro, Meguro-ku, Tokyo, Japan 153-0051 Phone: 81-3-5773-3850

ON Semiconductor Website: http://onsemi.com Order Literature: http://www.onsemi.com/litorder

For additional information, please contact your local Sales Representative


[^0]:    ON Semiconductor and 01 are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages.
    "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

